Abstract| The development of new Field-Programmed, Mask-Programmed and Laser-Programmed Gate Array a rchitectures is hampered by the lack of realistic test circuits that exercise both the architectures and their automatic placement and routing algorithms. In this paper, we present a method and a tool for generating parameterized and realistic synthetic circuits. To obtain the realism, we p r opose a set of graph-theoretic characteristics that describe a p h ysical netlist, and have built a tool that can measure these characteristics on existing circuits. The generation tool uses the characteristics as constraints in the synthetic circuit generation. To v alidate the quality of the generated netlists, parameters that are not speci ed in the generation are compared with those of real circuits, and with those of more \random" graphs.
I. Introduction
There is a need for benchmark netlists in order to compare and test the quality of new ASIC architectures and physical design algorithms. However, useful benchmarks are rare|they are usually too small to e ectively test large future-generation products, and those large enough are often proprietary. A r c hitectural research for FPGAs is even further constrained because large numbers of benchmarks are needed for speci c sizes corresponding to the xed capacity of the device.
Some attempts to alleviate this problem have b e e n t h e e orts at MCNC to collect public benchmarks benchmarks 24], the de nition of a set of representative benchmarks by PREP 21] , and the use of random graphs 15], 16] , 18]. The use of random graphs is appealing because the supply is in nite, and the circuit size can be speci ed. However, only a small subset of random graphs can be considered reasonable with respect to electrical constraints such a s gate fanin or fanout, topological properties such a s m a x imum delay, and packaging constraints such a s t h e n umber of pins. Compared to random graphs, circuits are inherently tame for implementation in gate arrays, and exhibit a hierarchical structure that leads to empirical observations such as Rent's Rule 1 17] .
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In independent w ork, Darnauer and Dai 5] have proposed a method of generating random undirected graphs to meet a given ratio of I/O to logic and Rent parameter. Their work is primarily aimed at a study of routability a n d for creating partitioning benchmarks. They showed results for small circuits (from 77 to 128 lookup-tables) but it is not yet clear how successful the results are for evaluating new architectures and place and route software, or for larger circuits. Iwama et. al. 13 ], 14] and also Kapur et. al. 20 ] discuss the creation of benchmark circuits from existing circuits by function transformations, with applications to logic synthesis algorithms.
The key question for any w o r k o n b e n c hmark generation is \How good are the circuits that are produced?" Thus, it is important both to have a strong experimental platform and to have objective measures of circuit quality with which to evaluate the output of the generation process.
As a measure of circuit quality w e use other important characteristics that are not speci ed to the generation algorithm. In particular, one of the primary applications of automatic benchmark generation would be for testing physical-design CAD tools, so we place and global-route the circuits using vpr 2] and compare wirelength and channel width for the original circuits with circuits produced by gen and with random graphs not produced by gen. W e call this step \validation" and illustrate it in Figure 1 . We de ne a set of graph-theoretic characteristics and parameters of circuits and measure these on real circuits up to 4500 LUTs (lookup tables) to form a pro le of realistic circuits. This measurement is done with a new software tool called circ.
A s e c o n d t o o l , gen, generates a constrained synthetic circuit with values for the speci ed parameters either taken from the default pro le or chosen by the user. In this way we c a n c o m bine the advantages of parameterized random graph generation with the realism obtained by using actual circuits. This approach also allows for features not possible with standard benchmark sets. For example, one parameter can vary while others are xed or scaled appropriately, to generate a \family" of circuits. The interaction between the analysis and generation tools is of fundamental importance: circ can be used to analyze any private collection of circuits and determine alternative pro les for input to gen.
The paper is organized as follows: Section 2 outlines the characterizations of circuits used for generation and validation of the synthetic circuits. In Section 3 we de ne the new algorithmic problem of synthetic combinational circuit generation with constraints. This problem is very di cult, and we p r e s e n t a heuristic algorithm to solve i t exactly. The implementation of that algorithm is gen. I n Section 4 we describe the validation process and present results comparing gen circuits with existing real benchmarks and random graphs. Some examples are presented in Section 5 and conclusions are drawn in Section 6.
II. Circuit Characterization
This section describes some of the statistical and structural characteristics of circuits which w e h a ve identi ed. In this paper we focus on combinational circuits only, a n d have used the MCNC benchmark circuits 24] to form the basis for characterization and parameterization. Note that the users of our system could pro le their own circuits with circ and specify the results as parameters to gen (or modify the program default le) to customize the types of circuits generated.
A. Pre-processing of Analyzed C i r cuits
The MCNC benchmark circuits were converted from EDIF to BLIF, optimized with sis 23] (keeping the better result of script.rugged and script.algebraic) then technology mapped using flowmap 4] into k-input lookup tables. Speci cally, each circuit was mapped 7 times, into 2-input LUTs, 3-input LUTs up to 8-input LUTs. We c hose to use lookup-tables because of their simplicity, functional completeness and the ease of changing to di erent LUT-sizes. We believe that the structural properties of circuits are sufciently captured by the use of LUTs to determine valid characterizations without the added complexity o f m o r e technology-dependent libraries.
B. Characteristics and Parameters
There are two di erent t ypes of characterizations: those needed to determine reasonable defaults for generation parameters which the user does not specify and those which characterize the fundamental structure of a circuit. In the remainder of this section we propose a set of characteristics. The complete default gen-script for combinational circuits is available from our web-site 19]. tures the relationship between IOs and circuit size 2 . A simple linear relationship best describes the division of I/Os between inputs and outputs: n PI = c + d n PO . Figure 2 shows a plot of log(n) vs. log(n IO ), and a least-squares regression line for the Rent-like relationship. We note that simply determining values for the coe cients a b c and d does not capture the increase in variance with n so we model these coe cients as Gaussian distributions around the best-t line. The actual equations are given in the IOFrame section of comb.gen available from 19]. B.2 Combinational Delay.
De ne d(x), the delay of node x, as the maximum length over all directed paths beginning at a PI and terminating at x, corresponding to the unit delay model. The delay, d(C ) (or just d), of a circuit is the maximum delay o ver all nodes in C . Using a similar empirical analysis to the above, we have determined a stochastic relationship between delay d and circuit size n in which d is roughly log log n on average (see the appendix). B.3 Circuit Shape.
Combinational d e l a y i s v ery important i n t h e c haracterization of circuits, precisely because it is so important i n the design and synthesis process. De ne the shape function, s h a p e ( C ), of a circuit as the number of nodes at each combinational delay l e v el. Figure 3 shows a small example circuit (cm151a), and its shape function (12, 4, 2, 2) displayed as a histogram. Note that even though the primary outputs are shown in circuit drawings we do not count them in determining delay or the shape function. Rather, we de ne \primary output" as a property of a node. While these examples are mapped to 4-LUTs, the basic form of the function remains similar for di erent LUT sizes.
The interesting thing about shape is that most circuits tend to have similar shapes. Figure 4 shows four shape functions. Of the 109 combinational multilevel circuits in the MCNC set, 36 have a shape which is strictly decreasing from the primary inputs (as \example2"), 53 have a conical shape, fanning out from the inputs to an extreme point, then strictly decreasing (as \alu2"), 12 have the con- ical shape with a \bump" and only 8 did not t into these categories. This is fundamentally di erent from degreeconstrained random graphs (de ned in Section 4 and discussed further in Section 5) which h a ve m uch \ atter" shapes.
B.4 Edge Length Distribution.
Since nodes have a w ell-de ned delay, w e can de ne the length of a directed edge by length(x y) = d(y) ; d(x).
Clearly, the edge length is always between 1 and delay(C), and we de ne a related edge length distribution. In the example of Figure 3 there are 24 edges of length 1, and 2 each of length 2 and 3, so the edge length distribution is (0,24,2,2,0). (For technical reasons there is a component for length-0 edges which a l w ays has the value 0.) We n d that almost all circuits have an edge-length distribution with a similar shape: a large number of edges of length 1, and a quickly falling distribution over the combinational delay of the circuit. In the default les, we model this with a function based on the exponential distribution. A circuit's fanout distribution (the number of nodes with fanout 0, 1, 2, etc.) is an important structural parameter. Note that fanin is less interesting for technologymapped circuits because they have a n a priori constraint on fanin. We h a ve determined the fanout distributions of the MCNC circuits, and have d e v eloped a heuristic algorithm 10] which generates reasonable fanout distributions for speci ed size and shape parameters. This algorithm uses a greedy probabilistic sampling approach, parameterized by the number of nodes and edges, delay and the maximum fanout, whereby w e take a truncated, exponentialbased function and sample it for fanout values, occasionally re-building the function to avoid taking too many m o r e high-fanout values than possible for the number of edges.
B.6 Reconvergence.
Reconvergence occurs when multiple fanouts from a single node x, after travelling through subsequent nodes in the circuit, branch back together at a later point y|we s a y t h e circuit is reconvergent at y. M a n y circuits exhibit reconvergent fanout, but in widely varied degree, so an appropriate characterization is to quantify this amount.
De ne the out-cone of a node x (in a circuit with no directed cycles) to be the recursive fanout of x: all nodes reachable by a directed path from x. Figure 5 shows outcone(a). Edges which are not in the out-cone, but are adjacent t o n o d e s w h i c h are, are shown as dashed lines.
For circuits mapped to 2-LUTs, de ne the reconvergence number of node x, R(x), as the ratio of the number of fanin-2 (i.e. \reconvergent") nodes in out-cone(x) to the size of out-cone(x): R 0 (x) = j f y 2 outcone(x) j y has fanin 2 in outcone(x)g j joutcone(x)j (1) This value arises from its combinatorial interpretation. By Kircho 's theorem 9, pp. 49-54], the numerator counts the log 2 t where t is the number of spanning out-trees 3 rooted at x in the directed graph representation of the circuit. Essentially, each r e c o n vergent node represents a choice of two alternatives in the construction of a spanning out-tree, which m ultiplies the number of trees by t wo (adds 1 to log 2 (t)). Each non-reconvergent node represents a \required" in-edge, hence does not a ect the number. The purpose of taking the logarithm is simply to obtain tractable numbers when dealing with large graphs. The denominator then scales that value with the size of the out-cone so that di erent graphs can be compared based on their relative a m o u n t of reconvergence, which otherwise would be dominated by the size of the circuit.
For circuits mapped to k-LUTs, k > 2, the reconvergence calculation generalizes, both algorithmically and combinatorially, i f w e set the numerator as the sum, over all nodes y in the out-cone of x, of log 2 (y). Thus 0 R(x) log 2 (k).
R(x) = P y2outcone(x) log 2 (fanin(y)) joutcone(x)j (2) Further generalizations yield various di erent quanti cations of reconvergence in sequential circuits 10], but these are beyond the scope of this paper.
To i d e n tify the reconvergence R(C ) present i n a n e ntire circuit C , w e compute the weighted (by out-cone size) average of R(x) for all primary inputs x in C . Thus 0 R(C ) log 2 (k) c o n tinues to hold for circuits. In this way, highly reconvergent small portions of a circuit will not unduly a ect the overall quanti cation.
The observed reconvergence numbers for the 198 combinational and sequential 2-LUT-mapped MCNC circuits There is a high degree of correlation between R and the other characteristics of a circuit in particular, the number of edges (when k > 2), and the shape and out-degree functions. Using the examples of Figure 4 , circuits which h a ve an exaggerated conical shape, such a s a l u 2 ( R = 0 :53) and cordic (R=0 :45) tend to have higher reconvergence values, whereas circuits like example2 (R = 0 :17) are lower. This also tends to explain the di erence between combinational and sequential circuits because the rst \sequential level" of most nite state machines tends to be very conical, due to a low I/O to logic ratio.
III. Circuit Generation
Now that we h a ve de ned a number of parameters to describe circuits, we proceed to the second goal of the paper, an algorithm to generate parameterized synthetic circuits. Figure 6 shows an example output from gen for the parameterization: n=23, n edges = 32, k=2, n PI =7, n PO =2, d=4, shape=(.38,.31,.19,.12), max out=4, fanouts=(.09,.65,.13,.04,.09), edges=(0,.9,.1). The gen program consists of two functional stages. The rst is to determine an exact and complete parameterization of the circuit to be generated, using partially-speci ed user parameters and default distributions. The exact parameterization shown to the right of Figure 6 is such a n instantiation of the more general parameters just given. The second stage is to output a synthetic circuit with that exact parameterization, which w e deal with rst.
A. The Generation Algorithm
Here we g i v e the details of the generation algorithm. The inputs to gen are n, n edges , n PI , n PO , d (delay), k (LUT-size), max out (maximum allowable fanout of any node), the shape function, the fanout and edge length distributions and the locality parameter L (not yet de ned). The output is a netlist of k-input lookup-tables. Note that we do not currently specify the contents of the LUTs, so the output is a physical netlist only. Reconvergence is not a generation parameter but we use the reconvergence number of generated circuits in the validation process of Section IV.
Since parameter expansion (the rst major step of gen) has already taken place, we n o w the distributions are exact, meaning that Using the shape distribution, shape 1..d], we are able to immediately de ne the number of nodes at each combinational delay level. Fanouts 1..max out] gives us the exact set of fanouts available (but not yet assigned to nodes). Edges 1..d] g i v es us the set of edges to be assigned between nodes. Our problem is then, as illustrated in Figure 7 , to determine a one to one assignment of fanout values to nodes, and an assignment o f e d g e s b e t ween nodes such that the number of out-edges from a node equals its assigned fanout, and the number of edges in to a node is no more than the bound, k, on fanin. We h a ve a n umber of further constraints: the resulting graph must be acyclic (as the circuit is to be combinational) every node must have at least one fanin from the previous delay l e v el, and no fanins from later delay levels (so that combinational delay of a node is as speci ed by the shape function) all nodes at delay-0 (i.e. the inputs) have no fanins, and all other nodes have at least 2 fanins and all fanins to a node must come from distinct nodes (no duplicate inputs).
We need the following de nitions: (a) N i , i =0 ::d is the set of nodes at delay level i, where N = S fN i g, (b) F = ff j , j = 1 ::ng, is the set of node-fanouts, and (c) E = fe h , h = 1 ::n edges g, is the set of edgelengths (abstractly, the set of all edges). We formally de ne the generation problem in Figure 7 .
This assignment problem appears to be computationally di cult and we conjecture it is NP-hard. It is important, moreover, to have a nearly linear time algorithm in order to generate large circuits. Therefore we solve the problem heuristically, as described in detail in the sub-sections which follow.
The general line of approach i s a s f o l l o ws: First we d etermine an assignment of edges and out-degree to levels N i ,
but not yet to individual nodes within each l e v el. We call Circuit Generation Problem Given: F , E , N i . Find: assignments of nodes in N to each f j 2 F , and pairs of nodes for each e h 2 E such that:
1. The number of edges leaving any x 2 N is exactly its corresponding fanout fx . 2. All x 2 N i have at least one fanin from N i;1 (i > 0).
(i.e. calculated delay(x) equals its assigned value. the N i level-nodes and the graph at this point the levelgraph. W e then split each l e v el into nodes and assign rst fanouts and then edges, previously assigned only to levels, to the individual nodes. A post-processing step designates any additional primary outputs required. There are 5 major steps in the algorithm for generating a combinational circuit from an exact speci cation. We provide enough detail here to understand the important a spects of the algorithm. Readers who are interested in the more detailed aspects of the software are referred to the external documentation and the public-domain implementation and source-code 19]. Throughout the description of the algorithm, we will follow through the small example of Figure 6 , from the exact parameterization to the nal circuit.
A.1 Boundaries on in/out-degree (pre degree.c).
To assign edges between levels, we rst determine the maximum and minimum fanin (in-degree) and fanout (outdegree) for each delay l e v el: vectors min in i], max in i], min out i] and max out i]. While the number of nodes at each level is known, the total fanin is not known exactly in general because a four input LUT may only have t wo o r three inputs in many cases. For 2-LUTs (as in our example) the fanin bound is deterministic. The reason we need these bounds is to more tightly constrain the problem before we proceed with edge assignment.
We require each n o d e a t l e v el i to have b e t ween two and k fanins, one of which m ust come from the preceding delay level to establish combinational delay. This gives immediate rough bounds of min in i] = 2 n i and max in i] =k n i . Similarly, e a c h non-primary-output node must have at least one fanout, providing an initial lower- representing the remaining inputs in the LUTs at later levels less the reserved output edges for later levels. Max out i] is also bounded by n i P d j=i+1 n j to avoid double connections from any n o d e , a n d b y the sum of the n i largest elements in the fanout list F .
The initial bounds are improved iteratively: the bounds on max out just determined necessitate an updated calculation of max in and min in for later levels which in turn a ect max out i]. We c o n tinue until no more tightening of the boundaries is possible, typically only a few iterations, and provably no more than d 2 .
The result of this step is the determination of the boundary vectors min in i], max in i], min out i] and max out i], i =0 ::d, as pictured in Figure 8 ( Step A.1). Each level-node N i is labeled with n i and its fanin boundaries (northwest corner) and fanout boundaries (southwest corner). A.2 Assign edges between levels (level.c).
There are three phases to edge assignment. As edges are assigned, we calculate two n e w v ectors, assigned in i] and assigned out i] to represent the \used up" in and outdegree for level i. T h e available in and out-degree to a level is de ned as the di erence between the assigned and the maximum, and the required in and out-degree is de ned as the di erence between the assigned and the minimum (or 0 when assigned is larger than minimum).
Step A.2(a). We rst consider the \critical" unit edges, edges which connect to the rst and last levels of the circuit or which are required to ensure that combinational delay constraints can be met. We assign MAX(min out 0], min in 1]) edges between levels 0 and 1, and MAX(min out d ;1], min in d]) edges between levels d;1 and d. Then we establish the combinational delay for each other level i, i = 2 ::d;1, by assigning n i edges between levels i;1 a n d i.
Step A.2(b). Secondly, w e assign the long (length > 1) edges. This is a crucial step, because if these are assigned poorly it becomes di cult or impossible to complete the graph construction without violating the shape or edgelength distributions. Long edges are assigned probabilistically. W e calculate the number of possible level to level starting and ending point c o m binations for edges of length l at each level i, MIN( avail out i], avail in i+l]), and sample the resulting discrete probability distribution to assign the edges, updating the distribution after each assignment. It is an important feature of gen that we sample from this distribution rather than just choosing the \optimal" assignment, because we w ant to produce circuits with di erent features on each execution with the same parameterization.
Step A.2(c). We h a ve only unit edges left. The last part of this step is to assign the remaining required edges| those necessary in order to meet the required min in i] a n d min out i] for each level i. This part is purely deterministic. Any remaining unit edges are held back for assignment later in A.3. Typically, these remaining edges are about 10-25% of the original unit edges (or 7-18% of all edges).
The output of A.2, shown in Figure 8 (A.2), is a modication to each level-node N i in the level-graph, this being a v ector (though shown pictorially in the gure) indicating the number of assigned fanout edges of each length that have been assigned to the level. A.2 also guarantees that the assignment has met the minimum in and out degree requirements for each l e v el. A.3 Partition the total fanout at each l e v el (degree.c).
We h a ve the vectors assigned in i], assigned out i], max in i] and max out i]. However, the assigned outdegree is a total for the level, not a list of individual node values from the fanout distribution.
In this step we partition the total out-degree (e.g. 10) of level i into n i (e.g. 4) individual values taken from the fanouts distribution (e.g. f4, 3, 2, 1g, summing to 10).
First calculate target fanouts, target i], i =0 ::d;1, in the range assigned i] to max out i], such t h a t P d i=0 target i] = n edges . Again, we sample a probability distribution calculated as in A.2(b), rather than performing a deterministic allocation. The goal is to assign the target out-degrees which are, on average, proportionate to the amount o f s l a c k between the minimum and maximum values for each l e v el, but probabilistically rather than in exact proportion so that the resulting circuit is di erent with each execution of gen with the same inputs.
We are left with the problem of partitioning each target i] i n to n i values taken from the fanout distribution. Even for a single level, this integer partitioning problem is NP-complete 7, page 223] to compute exactly, s o w e can only manage a heuristic solution. Fortunately, t h i s is made easier because of the remaining unassigned unitedges|target i] is exible within the range min out i] t o max out i], so we need only an approximate integer partition for each l e v el, and can allocate the remaining unit edges as required to make the result exact.
Before entering the main operation of the degreeallocation step, we examine the low fanout levels, de ned as levels which h a ve a total fanout less than 2*n i . Assigning a high-fanout value to such a level could result in later di culties as we \run out" of edges for giving individual nodes at least one fanout. To dispose of these levels, assign fanouts of 0, 1, and 2 deterministically, based on the availability of fanout-0 values in the fanout set (some, but not all PO nodes will have fanout 0).
The main operation of this step is probabilistic and iterative. For each l e v el, compute average out i]=target i]/n i , and the values min possible out i] and max possible out i] indicating the degrees which could feasibly be assigned to any n o d e a t l e v el i (using the rules of A.1 applied to individual nodes). Then iterate through the values in the fanout distribution F from largest to smallest (the largest being usually the more restrictive, hence more di cult to place). Among the levels that can accept the current fanout f j (based on min possible out and max possible out) we sample average out i] as a probability distribution (with the same goals as just mentioned for targets) to choose the level to which f j will be assigned. Each t i m e w e update the status vectors (assigned out, available out, average out, minimum fanout, maximum fanout, min possible fanout and max possible fanout) for the chosen level.
Because of the probabilistic assignment, some levels will receive more than the target number of edges (based on the sum of their fanouts) and some will receive fewer. However, the details of the assignment do guarantee that all levels will receive b e t ween their minimum and maximum total fanout. On the relatively rare occasion that a fanout cannot be accepted by a n y l e v el, we decrement the fanout value by 1 and continue. This can lead to a minor modi cation of the input speci cation, as discussed further in Section III-C.
At the completion of A.3, all edges have been assigned to levels, and the level-node for each level i contains a list of edges (and their length) which l e a ve that level, and a list of n i fanout values f ij , j = 1 ::n i , which sum to the total fanout of the level. Figure 8 illustrates this situation: the breakdown of total fanout into an (unordered) set of out-degrees is shown above A.3, and the edge-length distribution is as in A.2. (Unfortunately, to get an edge-length distribution which di ers from steps A.2 to A.3, we w ould need to use k > 2 and a larger n, which w ould make t h e main operation of the algorithm more di cult to view.) A.4 Split levels into nodes (nodes.c).
For this step, levels are treated independently. W e n e e d to split each level-node N i into n i individual nodes, and assign each o f t h e s e a f a n o u t f r o m t h e l i s t o f a vailable fanouts f ij now assigned to level i. This would be trivial, were it not for the necessity t o i n troduce locality into the resulting circuit, and so we rst discuss how w e impose locality i n the generation.
Because of the way that real circuits are designed, whether a bottom-up or top-down methodology is used, an inherent local structure develops in graph representation of the circuit. Nodes tend to exhibit a clustered behaviour, whereby nodes in a cluster tend to accept fanin from approximately the same set of nodes as other nodes in their cluster. This local clustering is described by R e n t's Rule 17] and theoretical models to explain it have been proposed by Donath 6] and others. Without some method of modeling local behaviour, our circuits would be \too random" and hence not realistic. Our approach t o i n troducing locality i n to the generation algorithm is to impose an ordering on the nodes, and use proximity in this order as a metric of locality w h e n we later choose the edge-connections between nodes. This can also be viewed as trying to generate graphs which will \look good" when displayed as pictures such a s F i g u r e 6 , because minimization of edge lengths in a graph drawing also has the e ect of reducing crossings and of displaying any inherent locality in the graph 8]|by creating a circuit with one known good ordering/drawing we h a ve simulated this form of locality in the generation. The ordering we will use is simply the sorted order within the linear list of nodes within each level. Note that any ordering of the nodes is arbitrary until we h a ve associated distinguishing features such as fanout or edge connections to the nodes. The measure of the goodness of an edge is then measured as the distance between the source and destination nodes in their levels node-lists, relative to competitors. As a result, the order in which fanouts are assigned within the node list becomes important, because placing high-fanout nodes in an unbalanced way i n to the node list will skew the e ects of locality measurement in step A.5.
The locality index assigned to each of the n i nodes in the nodelist for level i is a scaled proportion of the maximum sized level. Thus if the maximum level contains 100 nodes, and the current l e v el 10, then its nodes will have l o c a l i t y indices 5, 15, 25, ..., 95. Before fanout allocation the order of nodes is arbitrary, so the nodes are now indistinguishable other than for this index.
Our goal in assigning fanouts to nodes in the list is to distribute the high fanout nodes well for maximum locality generation. To do this, we sample a binary tree distribution to allocate fanouts, in order from the highest to lowest fanout. To calculate the distribution, label the nodes of a balanced binary tree on n i nodes with the number of leaves in its subtree. Then perform an inorder traversal of the tree, and place the labels in pdf i], i = 1 ::n i . F or example, the binary tree pdf of length 15 is 1, 2,1,4,1,2,1,8,1,2,1,4,1,2,1 ]. In the most likely case, then, the highest fanout node would be assigned in the middle, the next two highest fanouts at the quartiles, and so on. Another way to view this distribution is to take an ordered list of n i nodes, assign a value p to the middle node n i =2, a v alue p=2 to the nodes n i =4 and 3 n i =4, p=8 to the middle nodes in the resulting ranges and so on, then scale the resulting distribution to integers. The point o f t h i s o p e r ation is to (on average) place the highest fanout node in the middle of the ordering, the next two highest fanout nodes at the quartile points, and so on. Again, probabilistic sampling means we don't get exactly the same result each time, and just as importantly that we don't generate arti cially symmetric circuits.
The purpose of assigning fanouts in this way i s s o t h a t w e do not place high-fanout nodes at the edges of the ordering: observe h o w placing the two higher fanout nodes towards the centre of the drawing of Figure 6 serves to reduce the wirelength of the drawing. We w ant t o e m ulate this e ect in the generated circuits.
This algorithm assigns, to each n o d e x j in level i, a v alue fanout(x j ) from ff ij g and a value index(x j ) to each x j , j = 1 ::n i . A further calculation assigns p j , 0 p j f j , the long-edge fanout of node x j , d e n e d a s t h e n umber of edges of length greater than one from x j . This is again probabilistic, sampled uniformly over all out-edges in the level. At the conclusion of step A.4, each n o d e x in the circuit has an assigned delay, fanout, long-fanout and index, but no actual edges have b e e n a s s i g n e d b e t ween nodes at di erent l e v els in the graph. The fanout values are shown in Figure 8 (A.4) . This information, plus the edge-length assignments from A.2 in the gure comprise the input to A.5 of the algorithm. A.5 Assign edges to nodes (edges.c).
The major remaining step is to connect the fanout edges on each node to a corresponding input port on a node on a later delay l e v el, as speci ed by the edge-length. We proceed from level 1 to level d, connecting the edges to each l e v el i.
To connect the in-edges to level i, w e rst calculate the source list, of unconnected edges preceding level i which a r e of the correct length to connect to level i. Nodes with multiple fanouts are inserted only once in the list, and nodes are deleted as their fanout is exhausted. The destination list consists of all nodes at level i. Both these lists are maintained in sorted order by node index (as de ned in A.4).
Step A.5(a). If the size (in edges) of the source list is more than twice the number of available nodes in the destination list, we preprocess the high-fanout nodes (those with fanout more than 1/8 the number of nodes in the destination list) separately. T o process a single high-fanout node x, w e randomly choose a range of nodes of size between fanout(x) and 3*fanout(x)/2, centered at the closest index node y in the destination list to index(x). Choosing a random set of fanout(x) nodes from this set, we make the physical edge connections, and update all status vectors. This process is repeated for all high-fanout nodes in the source list. The purpose of this step is to avoid a situation where we h a ve a l a r g e n umber of out-edges from the same source node x later in the edge-assignment p h a s e which cannot be assigned without creating double connections from node x to some node y.
Step A.5(b). Establish combinational delay b y connecting each node in the destination list which does not already have a fanin edge from 5(a) to one node from the source list which is at the previous combinational delay l e v el. To choose the fanin for node y, w e sample the unit-edges in the source list L times, where L is the locality parameter of generation (discussed below), choosing the result x with the closest index to index(y).
Step A.5(c). Perform a second sweep similar to 5(b) (including locality) to ensure that each n o d e y in the destination list receives a second incoming edge. There is no longer a restriction on the length of the edge, but we c a nnot choose the same fanin as is already attached to y from step 5(b).
Step A.5(d). Now that the minimum requirements are met for each node in the destination list, iteratively choose a random node from the destination list, and choose an input from the source list as per 5(b) and (c), including locality generation. Continue until the source and destination lists are exhausted.
At the conclusion of A.5, the circuit is complete, except that we m a y h a ve fewer out-degree zero nodes than the required number of primary outputs. We post-process the circuit to (randomly) label the required number of additional LUT nodes as primary outputs.
The nal result of the generation algorithm (for one random seed) on the progression of Figure 8 from the original speci cation is the original example of Figure 6 .
B. The Locality Parameter
The locality parameter L has not been formally discussed to this point. As mentioned in Step 4, we nd that a purely random connection of edges between leve l s d o e s n o t m o d e l the type of clustering found in real circuits. At the same time, deterministically connecting the edges based on aligning index values yields a circuit which i s o verly local, and is actually too easy to place and route. We nd that a reasonable approach i s t o d e n e a l o c a l i t y parameter L, a n d use it to bias the above algorithm towards greater locality: when choosing an input for a given destination node, we sample L times, and choose the source node which is closest in index value to the destination node under consideration. For higher values of L, the probability of directly lining up indices increase, for L=1, the algorithm is as originally described.
Though L can be speci ed as a user-parameter to generation it does not currently tie to the characterization of a circuit. That is, we h a ve n o w ay to measure it for a speci c given circuit. Through experimentation, we h a ve found that there is no constant locality parameter which yields the correct results, but a value which scales logarithmically with the size of the circuit yields good results.
We nd that the locality parameter can signi cantly affect the properties of the resulting circuit, an issue discussed further in Section 5. Though the empirical results from the algorithm for introducing localityaregood,we feel that there is an underlying combinatorial structure which would give a better theoretical understanding of the connectivity in digital circuits. The ideal case would be to measure locality in the analysis of a circuit then parameterize and model it in the generation of a random circuit.
We are currently pursuing further work to this end.
C. Meeting the input speci cation
It is not always the case that gen determines a circuit which meets the input speci cation. As with any heuristic algorithm, there exist input possibilities for which t h e heuristics fail. In the case of gen, w e nd that we are occasionally (1-2% of the time) unable to complete a valid circuit. In these cases, the tool reports a \failure to determine a circuit with this speci cation." About 2-3% of the time, gen will complete a circuit, but will report that it was forced to signi cantly modify the input speci cation in order to nish (though this is necessarily minor enough to not warrant failure). We consider these to be minor problems, because the user can re-run the tool with a new random seed, and typically will get an acceptable output on the second try.
D. Parameterization and Default Scripts
The discussion to this point h a s i n volved the generation of a circuit with a completely speci ed exact speci cation. In practice, the user would choose only a small number of parameters (or possibly just n), and the remaining are chosen from default parameter distributions.
gen is augmented with a sophisticated C-like language, symple, for parameter generation. The default distributions are written in this language, and the user can specify modi cations in the control script for a circuit. symple provides a great deal of control over parameters. For example, n IO is currently de ned as a set of piecewise Rent-like equations, each o f w h i c h has the Rent parameter drawn from a gaussian distribution.
The current default sets and parameters have been determined from experimentation with the MCNC benchmark circuits. It would be possible to perform the same experimentation with an alternate set of benchmarks, and generate a modi ed default script.
Symple allows parameters to be speci ed as constants, drawn from statistical distributions or chosen as functions of other parameters. Figure 9 shows a series of circuits generated with the varying n but other parameters xed, to generate a family of related circuits. Symple scales related parameters (e.g. depth and shape) yet retains the similarity of other properties. This ability to scale circuits while retaining fundamental similarities introduces an entirely new paradigm for evaluating the scalability of architectures and algorithms.
E. Input scripts and clone circuits
The input to gen takes basically two forms. The user can specify either a parameterization which they create themselves, or use circ to extract a parameterization from an existing circuit and generate a clone of that circuit. The two approaches can be mixed by modifying a clone script. Figure 10 shows the second case, in the form of a genscript output from circ given the MCNC circuit alu4. The object \comb circ" referred in the script to is the default frame in the script comb.gen, and the speci cations 89   90   19  30  36  37  42  67  75  80  82  86  88  91   10   11  15  50  21  51  59  68  83   16   14  33  45   38  22  76   39   18 inside the set brackets indicate modi cations to parameters in comb circ which o verride the defaults. Figure 11 , in contrast, shows a user-de ned gen-script to create a 1000 LUT circuit. Note that all unspeci ed parameters (shape, edges, etc...) are chosen from default distributions which use the speci ed circuit parameters such as delay a n d n PI as input parameters themselves. The theoretical time complexity of the algorithm and its gen implementation is the larger of O(d 2 ) from Step 1 and O(n logn) from other steps. In practice, we assume that d < < n , so the complexity reduces to O(n log n). Each s t e p in the algorithm addresses each element a constant n umber of times in processing for a linear factor, with possible constant n umber of pre-processing sorts or the creations of a random permutation, each of which takes O(n logn) time. The algorithm uses a constant amount of space per node, hence O(n) for the algorithm. X = comb_circ{name="X" n=1000 nPI=58 nPO=16 delay=9 } output(circuit(X)) Fig. 11 . A simple user-generated gen-script for a 1000 node circuit.
In practice gen is very fast. Generation of a 2000 LUT circuit takes about 7 seconds on a Sparc-5, using 500K of memory. F or perspective, the same circuit requires about 45 minutes and 2M of memory to place and route using even a fast and memory-e cient t o o l s u c h a s vpr. A c i rcuit of 30,000 LUTs requires about 30 seconds and 1M to generate, versus a half-day or more to place and route.
We h a ve successfully generated circuits of up to 200,000 LUTs, well beyond the level of current FPGAs. The gen implementation is currently limited to about that size, due simply to the use of 32 bit integers for counters and distributions. Larger circuits would require special-purpose arithmetic, at least for speci c parts of the code, or a hierarchical approach to generation.
IV. Validation
In this section we deal with the question raised in the introduction: how realistic are the circuits produced by gen? W e judge the quality of the generated circuits with respect to parameters not speci ed in generation: reconvergence, and post-placement and routing wirelength and track c o u n t. Since one of the primary applications of the circuits produced by gen is to test and evaluate physical design algorithms, the point of this exercise is largely to determine how reasonable the output is for this process. We note that a validation process for other characteristics such as node activity in simulation could also be performed we leave this for future work.
We constructed the exact pro le of 42 combinational MCNC circuits 4 with circ (i.e. n, n PI , n PO , d, shape, fanout and edge length distributions), and generated corresponding circuits meeting those pro les with gen. O u r method of validation is to compare unspeci ed characteristics of the MCNC circuits against those of the corresponding generated circuits and against \random graphs" of the same size.
Because the exact de nition of a random graph varies, we n o w h a ve to be precise: the most common usage of the term refers to a graph G(n p) o n n vertices with each p o ssible edge existing with equal probability p. H o wever, this is so drastically unlike a r e a l c i r c u i t ( G(n p) w ould usually be hopeless to route for even small p) t h a t w e h a ve found it a more reasonable comparison to use a random k-regular graph|a random directed graph such that each n o d e x has fanin(x)+fanout(x)=k|as these graphs are more realistic in an electrical sense and are relatively easy to generate uniformly 10]. We will compare against circuits mapped to 4-LUTs, and so we will use, for each circuit, the ap- Reconvergence (from Section 2.2.6), R, is not a parameter to gen. Reconvergence captures numerous properties of a circuit, including high fanout, and the interaction between shape, edge length and fanout distribution, all of which a ect the ability to place and route the circuit. We calculated R for the generated circuits and compared them to those of the original circuits from which the generation pro les were extracted and to those of random graphs of the same size. The results for the MCNC circuits and their corresponding gen-clones and random graphs are shown in Table I . Recall that 0 R 2 for 4-LUT mapped circuits.
We found that, for over half of generated circuits, R was within 0.1 of the value for the corresponding MCNC circuit. On average R di ered by 22% in absolute value (if cancellation is allowed the di erence is only 9%). This indicates that the correlation for an important descriptive parameter, R, did carry through the generation process.
In contrast, the reconvergence numbers of the random graphs did not match the MCNC circuits well at all. We observe (and can prove 10]) that these random graphs also exhibit diminishing R as n increases. This is partly due to the two factors mentioned earlier: the absence of highfanout nodes and the large numb e r o f I / O s . Thus any generator which does not take these factors into account will fail to emulate crucial behaviour of real circuits.
B. Validating Routability
To test the \routability" of our output circuits, we u s e d a locally available tool, vpr 2], to place and global route the sets of MCNC circuits, generated circuits, and random graphs described above. The circuits are compared on two di erent metrics: the maximumnumber of tracks per channel required to successfully route, and the total wirelength of the global routing.
Vpr 2] chooses a minimal square grid to support the size of the circuit, and minimizes both maximum trackcount per channel and total wirelength (by re-routing with successively fewer tracks per channel until failure occurs). Table I also shows the routing statistics for the MCNC circuits, clones and random graphs with summary statistics (percentage pairwise di erences) on the last line. We see that the track count for the generated circuits di ered by 14%, on average, from the corresponding MCNC circuit, whereas the random graphs di ered by 123%. Wirelength di ered by 17% for the generated circuits and 119% for random graphs.
For both track-count and wirelength, we note that the variation for gen clones lies in both directions whereas random graphs were universally harder to place and route. Thus, the signed di erences for the gen clones were only 3% in track-count and 10% in wirelength, meaning that the di erence speaks as much t o t h e v ariance of gen circuits as to an inherent speci cation bias. The random graphs, on the other hand, showed an obvious and consistent bias.
These results clearly show the circuits produced by gen are very similar to the MCNC originals and signi cantly more realistic than random graphs as benchmark circuits.
C. Locality parameter revisited
It is important to point out that the locality parameter of generation is crucial in the above results. If the gen circuits are created with a locality parameter of 1 (i.e. no locality), we nd wirelength and track-count results which are about 70% above the original circuits on average. Similarly, a locality parameter that is too high for the given n can result in circuits which are all easier to place and route than the originals. Since the goal is to generate circuits which are as similar as possible to real circuits, the defaults are tuned to generate circuits which are similar on average to the original circuits. In these experiments a constant locality parameter, L = 6 , w as used.
This discussion further underscores the need for a characterization of locality which can tie the original circuit to its gen clone, in order to reduce this variance.
V. Examples
For smaller circuits, we can observe the output of gen pictorially.
A. Gen circuits from defaults Figure 12 shows four di erent circuits produced by gen using the default parameter distributions. We note that these circuits appear to be \normal" circuits, and include many features such as areas of high-fanout. The visual \quality" of the circuits is most striking when one observes the similarity to MCNC circuits, shown in Figure 13 , and the contrast between MCNC circuits and the random graphs shown in Figure 14 . Figures 15 and 16 show t wo MCNC circuits, each original circuit pictured with two di erent clones generated from its characterization by circ. Notice that the clones have a similar structure in terms of the parameters de ned in this paper, but are di erent in the implementation of that structure, just as they are di erent from the original. 
VI. Concluding Remarks
In this paper we h a ve i n troduced a new method for generating realistic parameterized combinational benchmark circuits. The circuit generation is derived from the measurement o f a n umber of new graph-theoretic properties of digital circuits which w e propose in this paper. As a result the circuits are much more realistic than random graphs. It has been shown that the quality of the circuits (as measured by reconvergence and routability) is comparable to an existing benchmark set and much better than that of random graphs that don't use these properties. Because of the close tie between characterization and generation, users are able to characterize their own circuits using circ and create defaults which more closely meet their own needs (rather than the MCNC defaults).
Using this method, we can generate a large set of circuits with the properties of the largest MCNC benchmark circuits. It remains to be seen if even larger circuits (which could easily be generated, just not as clones) have realistic circuit behaviour.
The gen algorithm is fast, requiring less than 1 minute of SUN Sparc4 time to produce a circuit with 30,000 4-LUT nodes. The binary and source-code is freely available 19]. The output format for gen and the input format for circ is BLIF 23] . Circ can translate BLIF to a number of other netlist formats, such as Xininx XNF, Altera AHDL/TDF, Actel ADL and a subset of Verilog.
In the future we will expand the gen system to generate sequential circuits (with ip-ops, back-edges and cycles) 12] and to join sub-circuits together hierarchically. We also hope to add the ability to generate regular (datapath) structures and introduce LUT functionality s o t h a t w e c a n apply our circuits to logic synthesis as well as physicaldesign problems. The most important area for further exploration is to determine justi able models of locality i n base level circuits which can be both measured and generated.
